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PN Acquisition Demodulator Achieves Automatic
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The problem: 
To provide an automatic means for obtaining initial 
word and bit synchronization in a pulse-code-modu-
lated/phase-shift-keyed digital communications sys-
tem. One solution has been to continuously transmit 
synchronism information over the channel, in parallel 
with the data information in the form of a pseudoran-
dom (pseudonoise, PN) sequence with a two-level 
autocorrelation function. The most difficult problem 
in such a system is the detection of the maximum in 
the cross correlation between the noisy and the replica
codes during initial synchronization. Present methods 
often require extensive manual operations which are 
generally time consuming and inefficient. 
The solution: 
A data demodulator for automatic sync acquisition. 
Basically, the system generates a clock frequency 
harmonically related to the PN code generator clock 
but of ambiguous phase, and then solves the ambiguity 
by digitally retarding or advancing the ambiguous 
clock phase until the maximum in the cross-correlation 
is detected, The ambiguous clock is easily generated 
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in the two-subcarrier (double-channel) system by 
utilizing a quadratic detector to remove the data 
modulation from the 180 0 phase-shift-keyed sub-
carrier. 
How it's done: 
The composite input signal to the demodulator is 
made up of a synchronization PN code multiplying 
a 2fs subcarrier which is linearly added to data 
multiplying a 4fs subcarrier. The PN code is clocked 
at 2f. This signal is described in the equation: 
Sig In = PN 2f + 4fs 19 Data. 
The input signal is applied to bandpass filter 
(BPF) A and a synchronization phase detector. Band-
pass filter A passes only the 4fs subcarrier and data 
which are amplified, limited, and refiltered by a limiter 
amplifier and bandpass filter B. The output of band-
pass filter B is applied to a data phase detector and a 
square law detector. The output of the data phase de-
tector is applied to the data reset integrator which is 
reset by the bit-sync signal obtained by decoding a 
specific state of the local PN generator. The polarity 
at the end of each integration is detected and utilized 
to steer a flip-flop, the output of which is data. The 
square law detector eliminates data from the signal 
at its input. The output of the square law detector 
passes through bandpass filter C which is centered at 
8f0. The resulting 8f, sine wave is limited and applied 
to a phase-lock loop. The voltage controlled oscilla-
tor (VCO) in this loop serves as the clock source 
for all digital signals generated in the demodulator. 
Included in these digital signals are PN, PN G 4f,
8f, 8fs 0 , 4f , 2f, 2fsQ° and the word- and bit-
sync signals. 
In the synchronization phase detector, the incoming 
signal is multiplied by local PN G 4fs which results 
in 2f0° (when the incoming and local PN codes 
are aligned). This 2fQ° is filtered, limited, and 
multiplied by local 2fQ.°. The output of this last 
multiplier is applied to a reset integrator which is 
reset at word-sync intervals. This integrator is biased 
so that a positive output exists only at the maximum 
in the cross-correlation between the received local 
and the PN codes. The output of the reset integrator 
is applied to a level detector circuit, which in tutn 
steers a flip-flop which yields an in-sync signal when 
the integrator output is positive. 
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